English dropdown-ico

Renesas M65881AFP manual

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

Go to page of

Similar user manuals

A good user manual

The rules should oblige the seller to give the purchaser an operating instrucion of Renesas M65881AFP, along with an item. The lack of an instruction or false information given to customer shall constitute grounds to apply for a complaint because of nonconformity of goods with the contract. In accordance with the law, a customer can receive an instruction in non-paper form; lately graphic and electronic forms of the manuals, as well as instructional videos have been majorly used. A necessary precondition for this is the unmistakable, legible character of an instruction.

What is an instruction?

The term originates from the Latin word „instructio”, which means organizing. Therefore, in an instruction of Renesas M65881AFP one could find a process description. An instruction's purpose is to teach, to ease the start-up and an item's use or performance of certain activities. An instruction is a compilation of information about an item/a service, it is a clue.

Unfortunately, only a few customers devote their time to read an instruction of Renesas M65881AFP. A good user manual introduces us to a number of additional functionalities of the purchased item, and also helps us to avoid the formation of most of the defects.

What should a perfect user manual contain?

First and foremost, an user manual of Renesas M65881AFP should contain:
- informations concerning technical data of Renesas M65881AFP
- name of the manufacturer and a year of construction of the Renesas M65881AFP item
- rules of operation, control and maintenance of the Renesas M65881AFP item
- safety signs and mark certificates which confirm compatibility with appropriate standards

Why don't we read the manuals?

Usually it results from the lack of time and certainty about functionalities of purchased items. Unfortunately, networking and start-up of Renesas M65881AFP alone are not enough. An instruction contains a number of clues concerning respective functionalities, safety rules, maintenance methods (what means should be used), eventual defects of Renesas M65881AFP, and methods of problem resolution. Eventually, when one still can't find the answer to his problems, he will be directed to the Renesas service. Lately animated manuals and instructional videos are quite popular among customers. These kinds of user manuals are effective; they assure that a customer will familiarize himself with the whole material, and won't skip complicated, technical information of Renesas M65881AFP.

Why one should read the manuals?

It is mostly in the manuals where we will find the details concerning construction and possibility of the Renesas M65881AFP item, and its use of respective accessory, as well as information concerning all the functions and facilities.

After a successful purchase of an item one should find a moment and get to know with every part of an instruction. Currently the manuals are carefully prearranged and translated, so they could be fully understood by its users. The manuals will serve as an informational aid.

Table of contents for the manual

  • Page 1

    Rev.1.00 2003.05.08 page 1 of 23 Digital Amplifier Processor of S - Master* Technology M65881AFP REJ03F0004-0100Z Rev.1.00 2003.05.08 DESCRIPTION The M65881AFP is a S - Master technique processor for digital amplifier enable to conve rt from multi liner - PCM digital input signal to high precise switching - pulse digital output without analog proce[...]

  • Page 2

    Rev.1.00 2003.05.08 page 2 of 23 M65881AFP PIN CONFIGURATION VddL VssR VssL OUTL2 XOVdd XfsoOUT XOVss DVdd DVss MCKSEL SCDT SCSHIFT SCLATCH NSPMUTE INIT LRCK BCK DATA BFVdd SFLAG TEST2 TEST1 HPOUTR2 HPVssR HPOUTR1 HPVddR HPOUTL2 HPVssL HPOUTL1 HPVddL XVss XfsoIN XVdd VssLR OUTR2 OUTR1 VddR 1.8 V system OUTL1 BFVss XfsiIN FsoCKO FsoI 3.3 V system 3.[...]

  • Page 3

    Rev.1.00 2003.05.08 page 3 of 23 M65881AFP BLOCK DIAGRAM M C K S E L F s o C K O F s o I X f s o O U T X f s o I N S F L A G OUTR1 OUTL1 OUTR2 OUTL2 Sampling Rate Converter Gain Control DATA BCK LRCK S C D T S C S H I F T S C L A T C H 18 17 16 2 41 39 4 I N I T N S P M U T E X f s i I N Clock Generator ( Primary ) Clock Generator ( Secondary ) INI[...]

  • Page 4

    Rev.1.00 2003.05.08 page 4 of 23 M65881AFP ABSOLUTE MAXIMUM RATINGS RECOMMENDED OPERATING CONDITIONS ( Ta=25 º C, PWMVdd =3.3V, DVdd =1.8V : Unless otherwise specified.) ELECTRICAL CHARACTERISTICS Symbol Condition Min. Typ . Max Unit BFVdd 3.3 V system - 0.3 – 3.8 V DVdd 1.8 V system - 0.3 – 2.5 V Vi - 0.3 – Vdd +0.3 V Pd Ta=75 º C 350 mW T[...]

  • Page 5

    Rev.1.00 2003.05.08 page 5 of 23 M65881AFP CHARACTERISTICS EVALUATION CIRCUIT OUTR2 OUTR1 16 17 18 + - + - - + M65881AFP 39 41 OUTL1 OUTL2 - + + - + - - + 2 4 HPOUTL1 HPOUTL2 - + + - 33 31 HPOUTR2 HPOUTR1 27 29 GND Power Supply GND GND Reference characteristic S/N THD+N 102 dB( typ ) 0.002%( typ ) Conditions • Input :1kHz 0dB Full scale sine wave[...]

  • Page 6

    Rev.1.00 2003.05.08 page 6 of 23 M65881AFP PIN DESCRIPTION Pin No. Name I/O Output Current on 3.3V Signal Level 1 VddL Power Supply for Lch PWM Power Stage (3.3V) – 2 OUTL1 O Lch PWM1 Output for Power Stage 3.3 V 3 VssL GND for Lch PWM Power Stage 4 OUTL2 O Lch PWM2 Output for Power Stage 3.3 V 5 XOVdd Power Supply for Secondary Master Clock Buff[...]

  • Page 7

    Rev.1.00 2003.05.08 page 7 of 23 M65881AFP EXPLANATION OF OPERATION DATA,BCK, and LRCK are input pins for Digital Audio Signal of CD , MD, DVD etc.. Input formats are supported by 4 ways, and are set by Serial Con trol, "System1 Mode, bit3 and bit4". Input data length are selectable in a case of "MSB First Right J ustified" (Ser[...]

  • Page 8

    Rev.1.00 2003.05.08 page 8 of 23 M65881AFP SCDT, SCSHIFT and SCLATCH are input pins for setting M65881AFP's operation. Input format of SCDT, SCSHIFT and SCLATCH is shown below. Input Format of SCDT, SCSHIFT and SCLATCH • Mode Setting The operating mode are classified in four and assigned by bit1 a nd bit2. These four functions are shown belo[...]

  • Page 9

    Rev.1.00 2003.05.08 page 9 of 23 M65881AFP FsoCKO is clock output pin of 1fso frequency. The output is divided - clock of XfsoIN , and frequency is free - running at power on. FsoCKO pin's clock is utilized for a synchronization in case that have used plural M65881AFP, take a synchronization between M6588 1AFP and other external devices. Refer[...]

  • Page 10

    Rev.1.00 2003.05.08 page 10 of 23 M65881AFP OUTL1, OUTL2, OUTR1 and OUTR2 are pulse output modulated ∆Σ output to PWM signal. These pins are connected to external Power Driver ICs.The PWM ou tput can be selected PWM Output Format 1, 2, 3 and 4 by serial control data(System1 m ode, bit22,23 ). PWM Output Form1 : General Modulation PWM Output Form[...]

  • Page 11

    Rev.1.00 2003.05.08 page 11 of 23 M65881AFP HPOUTL1, HPOUTL2, HPOUTR1 and HPOUTR2 are output pins for Headph one output. PWM output modulated ∆Σ output data to pulse width. The Phase of PWM Output for Power Stage and PWM Output for Head phone. The output for Headphone is reverse phase as output for Power. Moreover, it is possible to set L1 and R[...]

  • Page 12

    Rev.1.00 2003.05.08 page 12 of 23 M65881AFP 13. Power sequences System power - on sequencing * Refer to following figure. X X X X X Power( Vddxxx , HPVddxxx , XVdd , XOVdd , DVdd , BFVdd ) Master clock ( XfsoIN , XfsiIN ) INIT SCDT SCSHIFT SCLATCH Over 5msec(*1) Over 0sec(*2) Over 2/ fso (*3) Power ON Power OFF *1 After a power supply and Master cl[...]

  • Page 13

    Rev.1.00 2003.05.08 page 13 of 23 M65881AFP SERIAL CONTROL bit Flag name Functional Explanation H L INIT 1 MODE1 Mode setting1 " L" fixed – 2 MODE2 Mode setting2 " L" fixed – 3 TEST1 Test Mode 1 " L" fixed L 4 TEST2 Test Mode 2 " L" fixed L 5 NSLMT1 Output Limit 1 L 6 NSLMT2 Output Limit 2 L 7 GCONT1 Chan[...]

  • Page 14

    Rev.1.00 2003.05.08 page 14 of 23 M65881AFP The index and Mantissa part of Gain Data (bit12 - bit24 :GAIN0 - GAIN12) The gain value is set from bit12 - bit24. Index part: bit12(MSB) to bit16(LSB) Mantissa part: bit17(MSB) to bit24(LSB) The gain data is assigned 13bits, composed of Index par t 5bits and of Mantissa part 8bits. The range of Index par[...]

  • Page 15

    Rev.1.00 2003.05.08 page 15 of 23 M65881AFP • Soft Mute The Soft Mute function is executed by setting of Gain Data as 00 000/00000000b (" / " means dividing point between index part and mantissa part ). The release from Soft Mute Function must be executed by setting the gain data before soft mute. The Soft mute Function and release from[...]

  • Page 16

    Rev.1.00 2003.05.08 page 16 of 23 M65881AFP Table 2 - 1 Selection of input format Table 2 - 2 Setting for Input Data Word Length Table 2 - 3 Selection of Input Sampling Rate ( fsi :32k to 48kHz, 2fsi:64k to 96kHz, and 4fsi:128k to 192kHz) Table 2 - 4 Fs selection for De - emphasis filter (De - emphasis is "ON" except for bit9=L and bit10=[...]

  • Page 17

    Rev.1.00 2003.05.08 page 17 of 23 M65881AFP Fs Selection for De - emphasis filter (De - emphasis is "ON" except for bit9="L" and bit10="L". (bit9, bit10) : ("L", "L") … De - emphasis Filter off except ("L", "L") … De - emphasis Filter on (Setting fsi ) Zero Mute at DATA input[...]

  • Page 18

    Rev.1.00 2003.05.08 page 18 of 23 M65881AFP 3. System2 Mode No setting bits means "Don't care". Table 3 - 1 DC dithering selection at ∆Σ block Table 3 - 2 AC dithering selection at ∆Σ block Table 3 - 3 Setting of ∆Σ block operating The selection of primary master clock ( bit3: IMCKSEL ) L … 256 fsi H … 512 fsi ( "51[...]

  • Page 19

    Rev.1.00 2003.05.08 page 19 of 23 M65881AFP Flag to " Enable " of Asynchronous Detection for secondary block ( bit8: ASYNCEN2) ASYNCEN2 (bit8 ) controls " Enable" and " Disable" for seco ndary asynchronous detector. "L “ … "disable" "H" … "enable “ Under condition of ASYNCEN2="[...]

  • Page 20

    Rev.1.00 2003.05.08 page 20 of 23 M65881AFP AC CHARACTERISTICS ( Ta=25 º C, PWMVdd =3.3V, DVdd =1.8V) AC CHARACTERISTICS TIMING CHART (1) XfsoIN , XfsiIN Duty Ratio (2) SCSHIFT, SCDT, SCLATCH Input Timing (3) BCK, DATA, LRCK Input Timing tw (BCK) th (DATA) th (LRCK) tsu (DATA) tsu (LRCK) BCK DATA LRCK tw (BCK) tsu (SCDT) SCSHIFT SCDT SCLATCH tw (S[...]

  • Page 21

    Rev.1.00 2003.05.08 page 21 of 23 M65881AFP APPLICATION EXAMPLE Low Pass Filter / Headphone Amplifier Input Mode Select1 Secondary synchronized clock (For Multi channel ) Secondary Clock Select L:1024Fso H:512Fso Flag Output Secondary Clock output Oscillator Power Driver Power Driver Initialize Control Mute Control Input Mode Select2 M65881AFP LRCK[...]

  • Page 22

    Rev.1.00 2003.05.08 page 22 of 23 M65881AFP DETAILED DIAGRAM OF PACKAGE OUTLINE SSOP42-P-450-0.80 W eight(g) –– JEDEC Code EIAJ P ac kage Code Lead Material Cu Allo y+42 Allo y 42P2R-E Plastic 42pin 450mil SSOP Symbol Min Nom Max A A 2 b c D E L L 1 y Dimension in Millimeters H E A 1 I 2 – – .25 0 .05 0 .13 0 .3 17 .2 8 – .63 11 .3 0 – [...]

  • Page 23

    Rev.1.00 2003.05.08 page 23 of 23 M65881AFP Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. http://www. renesas .com Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semi conductor products better and more reliable, but there is always the poss[...]