Cypress CY7C1518JV18 manual

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

Go to page of

A good user manual

The rules should oblige the seller to give the purchaser an operating instrucion of Cypress CY7C1518JV18, along with an item. The lack of an instruction or false information given to customer shall constitute grounds to apply for a complaint because of nonconformity of goods with the contract. In accordance with the law, a customer can receive an instruction in non-paper form; lately graphic and electronic forms of the manuals, as well as instructional videos have been majorly used. A necessary precondition for this is the unmistakable, legible character of an instruction.

What is an instruction?

The term originates from the Latin word „instructio”, which means organizing. Therefore, in an instruction of Cypress CY7C1518JV18 one could find a process description. An instruction's purpose is to teach, to ease the start-up and an item's use or performance of certain activities. An instruction is a compilation of information about an item/a service, it is a clue.

Unfortunately, only a few customers devote their time to read an instruction of Cypress CY7C1518JV18. A good user manual introduces us to a number of additional functionalities of the purchased item, and also helps us to avoid the formation of most of the defects.

What should a perfect user manual contain?

First and foremost, an user manual of Cypress CY7C1518JV18 should contain:
- informations concerning technical data of Cypress CY7C1518JV18
- name of the manufacturer and a year of construction of the Cypress CY7C1518JV18 item
- rules of operation, control and maintenance of the Cypress CY7C1518JV18 item
- safety signs and mark certificates which confirm compatibility with appropriate standards

Why don't we read the manuals?

Usually it results from the lack of time and certainty about functionalities of purchased items. Unfortunately, networking and start-up of Cypress CY7C1518JV18 alone are not enough. An instruction contains a number of clues concerning respective functionalities, safety rules, maintenance methods (what means should be used), eventual defects of Cypress CY7C1518JV18, and methods of problem resolution. Eventually, when one still can't find the answer to his problems, he will be directed to the Cypress service. Lately animated manuals and instructional videos are quite popular among customers. These kinds of user manuals are effective; they assure that a customer will familiarize himself with the whole material, and won't skip complicated, technical information of Cypress CY7C1518JV18.

Why one should read the manuals?

It is mostly in the manuals where we will find the details concerning construction and possibility of the Cypress CY7C1518JV18 item, and its use of respective accessory, as well as information concerning all the functions and facilities.

After a successful purchase of an item one should find a moment and get to know with every part of an instruction. Currently the manuals are carefully prearranged and translated, so they could be fully understood by its users. The manuals will serve as an informational aid.

Table of contents for the manual

  • Page 1

    72-Mbit DDR-II SRAM 2-W ord Burst Architecture CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 001-12559 Rev . *D Revised June 25, 2008 Features ■ 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36) ■ 300 MHz clock for h[...]

  • Page 2

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 2 of 26 Logic Block Diagram (CY7C1516JV18) Logic Block Diagram (CY7C1527JV18) Wri te Reg Wri te Reg CLK A (21:0) Gen. K K Control Logic Address Register Read Add. Decode Read Data Reg. R/W Output Logic Reg. Reg. Reg. 8 16 8 NWS [1:0] V REF Write Add. Deco[...]

  • Page 3

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 3 of 26 Logic Block Diagram (CY7C1518JV18) Logic Block Diagram (CY7C1520JV18) Wri te Reg Writ e Reg CLK A (21:0) Gen. K K Control Logic Address Register Read Add. Decode Read Data Reg. R/W Output Logic Reg. Reg. Reg. 18 36 18 BWS [1:0] V REF Write Add. De[...]

  • Page 4

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 4 of 26 Pin Configuration The pin configuration for CY7C1516JV18, CY7C1527 JV18, CY7C1518JV18, and CY7C1520JV18 follow . [1] 165-Ball FBGA (15 x 17 x 1 .4 mm) Pinout CY7C1516JV18 (8M x 8) 123456789 10 11 A CQ AA R / W NWS 1 K NC/144M LD AA C Q B NC NC NC [...]

  • Page 5

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 5 of 26 CY7C1518JV18 (4 M x 18) 123456789 10 11 A CQ AA R / W BWS 1 K NC/14 4M LD AA C Q B NC DQ9 NC A NC/28 8M K BWS 0 AN C N C D Q 8 C NC NC NC V SS AA 0A V SS NC DQ7 NC D NC NC DQ10 V SS V SS V SS V SS V SS NC NC NC E NC NC DQ1 1 V DDQ V SS V SS V SS V[...]

  • Page 6

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 6 of 26 Pin Definitions Pin Name IO Pin Descripti on DQ [x:0] Input Output- Synchronous Dat a Input Output S ignals . Inputs are sampled on the rising edge of K and K clocks during valid write operations. The se pins drive out the requested data w hen the[...]

  • Page 7

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 7 of 26 CQ Output Clock CQ is Referenced with Respect to C . This is a free running clock and is synchronized to the input cl ock for output data (C) of the DDR-II. In the single clock mode, CQ is generated wi th respect to K. The timing for the echo cloc[...]

  • Page 8

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 8 of 26 Functional Overview The CY7C1516JV18, CY7C152 7JV18, CY7C1518JV18, and CY7C1520JV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of one and a half cycles when DOFF pi n is tied HIGH. When [...]

  • Page 9

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 9 of 26 Depth Expansion Depth expansion requires replicating the LD control signal for each bank. All other co ntrol signals can be common between banks as appropriate. Programmable I mpedance An external resistor , RQ, must be connected between the ZQ pi[...]

  • Page 10

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 10 of 26 T ruth T able The truth table for the CY7C1516JV18, CY7C1 527JV1 8, CY7C1518JV18, and CY7C1520JV18 follow s. [2, 3, 4, 5, 6, 7] Operation K LD R/W DQ DQ Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edg[...]

  • Page 11

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 1 1 of 26 Write Cycle Descriptions The write cycle description tabl e for CY7C1527JV18 follows. [2, 8] BWS 0 K K Comments L L–H – During the data portion of a write sequence, th e single byte (D [8:0] ) is written into the device. L – L–H During t[...]

  • Page 12

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 12 of 26 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan T est Access Port (T AP) in the FBGA p ackage. This part is fully comp liant with IEEE S tandard #1 149.1 -2001. The T AP operates using JEDEC standard 1.8V [...]

  • Page 13

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 13 of 26 IDCODE The IDCODE instruction loads a vendor-specific, 32-bi t code into the instruction re gister . It a lso places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the T AP controller enters the[...]

  • Page 14

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 14 of 26 T AP Controller St ate Diagram The state diagram for the T AP controller follows. [9] TEST -LOGIC RESET TEST -LOGIC / IDLE SELECT DR-SCAN CAPTURE-DR SHIFT -DR EXIT1-DR P AUSE-DR EXIT2-DR UPDA TE-DR 1 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 1 0 0 0 1 0 1 [...]

  • Page 15

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 15 of 26 T AP Controller Block Diagram T AP Electrical Characteristics Over the Operating Range [10, 1 1, 12] Parameter Description T est Conditions Min Max Unit V OH1 Output HIGH V oltage I OH = − 2.0 mA 1.4 V V OH2 Output HIGH V oltage I OH = − 100 [...]

  • Page 16

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 16 of 26 T AP AC Switching Characteristics Over the Operating Range [13, 14] Parameter Description Min Max Unit t TCYC TCK Clock Cycle Time 50 ns t TF TCK Clock Frequency 20 MHz t TH TCK Clock HIGH 20 ns t TL TCK Clock LOW 20 ns Setup Times t TMSS TMS Set[...]

  • Page 17

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 17 of 26 Identification R egi ster Definitions Instruction Field Va l u e Description CY7C1516JV18 CY7C1527JV18 CY7C1 518JV18 CY7C1520JV18 Revision Numb er (31:29) 000 000 000 00 0 V ersion numbe r . Cypress Device ID (28:12) 1 10101 00010000100 1 1010100[...]

  • Page 18

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 18 of 26 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 28 10G 56 6A 84 1J 1 6 P2 9 9 G 5 7 5 B8 5 2 J 2 6N 30 1 1F 58 5A 86 3K 3 7P 31 1 1G 59 4A 87 3J 4 7 N3 2 9 F 6 0 5 C8 8 2 K 5 7R 33 10F 61 4B 89 1K 6 8R 34 1 1E 62 [...]

  • Page 19

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 19 of 26 Power Up Sequence in DDR-II SRAM DDR-II SRAMs must be power ed up and initialized in a predefined manner to prevent unde fined operations. Power Up Sequence ■ Apply power and drive DO FF either HIGH or LOW (all other inputs can be HIGH or LOW).[...]

  • Page 20

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 20 of 26 Maximum Ratings Exceeding maximum ratin gs may impair the useful life o f the device. These user guidelines are not teste d. S torage T emperature ........................ ......... –65°C to +150°C Ambient T emp e rature with Pow e r App l i [...]

  • Page 21

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 21 of 26 AC Electrical Characteristics Over the Operating Range [1 1] Parameter Description T est Cond iti ons Min Ty p Max Unit V IH Input HIGH V oltage V REF + 0.2 – – V V IL Input LOW V oltage – – V RE F – 0.2 V Cap acit ance T ested initiall[...]

  • Page 22

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 22 of 26 Switching Characteristics Over the Operating Range [20] Cypress Parameter Consor tium Parameter Description 30 0 MHz 250 MHz Unit Min Max Min Max t POWER V DD (T ypical) to the first Access [22] 1–1– m s t CYC t KHKH K Clock and C Clock Cycle[...]

  • Page 23

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 23 of 26 Switching W aveforms Figure 5. Read/Write/Deselect Sequence [2 6, 27, 28 ] READ READ READ NOP NOP WRITE WRITE NOP 1 23 4 56 7 8 9 1 0 Q40 t KHCH t CO t t HC t t HA t SD t HD t KHCH t SD t HD DON’ T CARE UNDEFINED t CLZ t DOH t CHZ SC t KH t KHK[...]

  • Page 24

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 24 of 26 Ordering Information Not all of the speed, package, and temper ature ranges are available. Please cont act your local sale s representative or visit www .cypress.com for actual products offered. Spee d (MHz) Ordering Code Package Diagram Package [...]

  • Page 25

    CY7C1516JV18, CY7C1527JV18 CY7C1518JV18, CY7C1520JV18 Document Number: 001-12559 Rev . *D Page 25 of 26 Package Diagram Figure 6. 165 - B a ll FBGA (15 x 17 x 1.40 mm ), 51- 85195 !  0).#/2.%2 ¼ ¼   ?[...]

  • Page 26

    Document Number: 001-12559 Rev . *D Revised June 25, 2008 Page 26 of 26 QDR RAMs an d Quad Data Rate RAMs comp rise a new family of product s develope d by Cypress, IDT , NEC, Renesas, and Samsung. A ll pr oduct an d company n ames mentione d in this do cument are the tr ad emarks of their respe ctive hold ers. CY7C1516JV18, CY7C1527JV18 CY7C1518JV[...]