English dropdown-ico

Intel L5618 manual

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

Go to page of

Similar user manuals

A good user manual

The rules should oblige the seller to give the purchaser an operating instrucion of Intel L5618, along with an item. The lack of an instruction or false information given to customer shall constitute grounds to apply for a complaint because of nonconformity of goods with the contract. In accordance with the law, a customer can receive an instruction in non-paper form; lately graphic and electronic forms of the manuals, as well as instructional videos have been majorly used. A necessary precondition for this is the unmistakable, legible character of an instruction.

What is an instruction?

The term originates from the Latin word „instructio”, which means organizing. Therefore, in an instruction of Intel L5618 one could find a process description. An instruction's purpose is to teach, to ease the start-up and an item's use or performance of certain activities. An instruction is a compilation of information about an item/a service, it is a clue.

Unfortunately, only a few customers devote their time to read an instruction of Intel L5618. A good user manual introduces us to a number of additional functionalities of the purchased item, and also helps us to avoid the formation of most of the defects.

What should a perfect user manual contain?

First and foremost, an user manual of Intel L5618 should contain:
- informations concerning technical data of Intel L5618
- name of the manufacturer and a year of construction of the Intel L5618 item
- rules of operation, control and maintenance of the Intel L5618 item
- safety signs and mark certificates which confirm compatibility with appropriate standards

Why don't we read the manuals?

Usually it results from the lack of time and certainty about functionalities of purchased items. Unfortunately, networking and start-up of Intel L5618 alone are not enough. An instruction contains a number of clues concerning respective functionalities, safety rules, maintenance methods (what means should be used), eventual defects of Intel L5618, and methods of problem resolution. Eventually, when one still can't find the answer to his problems, he will be directed to the Intel service. Lately animated manuals and instructional videos are quite popular among customers. These kinds of user manuals are effective; they assure that a customer will familiarize himself with the whole material, and won't skip complicated, technical information of Intel L5618.

Why one should read the manuals?

It is mostly in the manuals where we will find the details concerning construction and possibility of the Intel L5618 item, and its use of respective accessory, as well as information concerning all the functions and facilities.

After a successful purchase of an item one should find a moment and get to know with every part of an instruction. Currently the manuals are carefully prearranged and translated, so they could be fully understood by its users. The manuals will serve as an informational aid.

Table of contents for the manual

  • Page 1

    Reference Number: 323370-001 Intel ® Xeon ® Processor 5600 Series Datasheet, Volume 2 March 2010[...]

  • Page 2

    2 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 INFORMA TION IN THIS DOCUMENT IS PROVIDED IN CONNE CTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPL IED, BY ESTOPPEL OR O THERWISE, TO ANY INTELLECTUAL PROPER TY RIGHTS IS GRANTED BY THIS DOCUMENT . EXCEPT AS PROVIDED IN INTEL 'S TERMS AND CONDIT IONS OF SALE FOR SUCH PRODUCTS[...]

  • Page 3

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 3 Contents 1I n t r o d u c t i o n ......... ........... .......... ........... .......... ........... .......... ........... ........... .......... ...... 7 1.1 References ........... .......... ........... .......... ........... .......... ........... .......... ........... .......... 7 2[...]

  • Page 4

    4 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.11.6 MC_CHANNEL_0_ SCHEDULER_PARAMS MC_CHANNEL_1_SC HEDULER_PARAMS MC_CHANNE L_2_SCHED ULER_PARAMS............ ............. .......... ........... ...... 52 2.11.7 MC_CHANNEL_0_PAGETA BLE_PARAMS2 MC_CHANNEL_1_PAGETABLE_PA RAMS2 MC_CHANNE L_2_PAGETABL E_PARAMS2 ......... ........... ....[...]

  • Page 5

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 5 Figures Tables 1-1 References ........... .......... ........... .......... ........... .......... ........... .......... ........... .......... 7 2-1 Functions Spec ifically Handled by the Processor ............... ............. ............. ............ 12 2-2 Device 0, Function 0: G en[...]

  • Page 6

    6 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Revision History § Revision Description Date -001 Initial release. March 2010[...]

  • Page 7

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 7 Introduction 1 Introduction The Intel ® Xeo n ® processor 5600 series is the next generation DP server/workstation processor based on the Intel ® Xe o n ® Processor 5500 Series architecture, and utilizing 32 nm process technology . The Intel X eon processor 5600 series upgrades Intel ?[...]

  • Page 8

    Introduction 8 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2[...]

  • Page 9

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 9 Register Description 2 Register Description The processor supports PCI configuration space accesses using the mechanism denoted as Configuration Mechanism in the PC I specification as defined in the PCI Local Bus Specification , as well as the PCI Express enhanced configuration mechanism a[...]

  • Page 10

    Register Description 10 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.2 Platform Configuration Structure The processor contains 6 PCI devices within a single physical component. The configuration registers for these devices are mapped as devices residing on the PCI bus assigned for the processor socket. Bus number is deriv ed by the m[...]

  • Page 11

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 11 Register Description DID of 2DA0h. Device 4, Function 1 cont ains the address registers for Integrated Memory Controller Channel 0 and resides at DID of 2DA1h. Device 4, Function 2 contains the rank registers for Integr ated Memory Controller Channel 0 and resides at DID of 2DA2h. Device [...]

  • Page 12

    Register Description 12 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Notes: 1. Applies only to processors with two Intel QPI links. 2. Applies only to process ors supporting sparing, mirroring and scrub bing RAS features. Table 2-1. Functions Specifically Handled by the Processor Component Register Group DID Device Functio n Processor [...]

  • Page 13

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 13 Register Description 2.4 Detailed Configuration Space Maps Table 2-2. Device 0, Function 0: Generic Non-core Reg isters DID VID 00h DESIRED_CORES 80h PCISTS PCICMD 04h 84h CCR RID 08h MEMLOCK_STA TUS 88h HDR 0Ch 8Ch 10h MC_CFG_CONTROL 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h A4h 28h A8h SI[...]

  • Page 14

    Register Description 14 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-3. Device 0, Function 1: System Address De coder Registers DID VID 00h SAD_DRAM_RULE_0 80h PCISTS PCICMD 04h SAD_DRAM_RULE_1 84h CCR RID 08h SAD_DRAM_RULE_2 88h HDR 0Ch SAD_DRAM_RULE_3 8Ch 10h SAD_DRAM_RULE_4 90h 14h SAD_DRAM_RULE_5 94h 18h SAD_DRAM_RULE_6 98h[...]

  • Page 15

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 15 Register Description Table 2-4. Device 2, Function 0: Intel QPI Link 0 Registers DID VID 00h 80h PCISTS PCICMD 0 4h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h A4h 28h A8h SID SVID 2Ch ACh 30h B0h 34h B4h 38h B8h 3Ch BCh QPI_QPILCP_L0 40h QPI_RMT_QPILP0_ST [...]

  • Page 16

    Register Description 16 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-5. Device 2, Function 1: Intel QPI Physical 0 Registers DID VID 00h QPI_0_PH_PIS 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h QPI_0_PH_PTV 94h 18h 98h 1Ch QPI_0_PH_LDC 9Ch 20h A0h 24h QPI_0_PH_PRT A4h 28h A8h SID SVID 2Ch ACh 30h B0h 34h B[...]

  • Page 17

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 17 Register Description Table 2-6. Device 2, Function 2: Mirror Port Link 0 Registers DID VID 00h 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h MIP_PH_PRT_L0 A4h 28h A8h SID S VID 2Ch ACh 30h B0h 34h B4h 38h B8h 3Ch BCh 40h C0h 44h C4h 48h [...]

  • Page 18

    Register Description 18 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-7. Device 2, Function 3: Mirror Port Link 1 Registers DID VID 00h 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h MIP_PH_PRT_L1 A4h 28h A8h SID SVID 2Ch ACh 30h B0h 34h B4h 38h B8h 3Ch BCh 40h C0h 44h C4h 48h C[...]

  • Page 19

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 19 Register Description Note: 1. Applies only to processors with two Intel QPI links. Table 2-8. Device 2, Function 4: Intel QPI Link 1 Registers 1 DID VID 00h 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h BIST HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h A4h 28h A8h SID S VID 2Ch ACh[...]

  • Page 20

    Register Description 20 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-9. Device 2, Function 5: Intel QPI Physical 1 Registers DID VID 00h QPI_1_PH_PIS 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h QPI_1_PH_PTV 94h 18h 98h 1Ch QPI_1_PH_LDC 9Ch 20h A0h 24h QPI_1_PH_PRT A4h 28h A8h SID SVID 2Ch ACh 30h B0h 34h B[...]

  • Page 21

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 21 Register Description Table 2-10. Device 3, Function 0: Integr ated Memory Controller Regi sters DID VID 00h 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h A4h 28h A8h SID S VID 2Ch ACh 30h B0h 34h B4h 38h B8h 3Ch BCh 40h C0h 44h C4h MC_CO[...]

  • Page 22

    Register Description 22 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-11. D evice 3, Function 1: Targ et Address Decoder Registe rs DID VID 00h T AD_DRAM_RULE_0 80h PCISTS PCICMD 04h T AD_DRAM_RULE_1 84h CCR RID 08h T AD_DRAM_RULE_2 88h HDR 0Ch T AD_DRAM_RULE_3 8Ch 10h T AD_DRAM_RULE_4 90h 14h T AD_DRAM_RULE_5 94h 18h T AD_DRAM_[...]

  • Page 23

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 23 Register Description Note: 1. Applies only to process ors supporting registere d DIMMs. Table 2-12. Device 3, Fu nction 2: Inte grated Memory Controller RAS Re gisters 1 DID VID 00h MC_COR_ECC_CNT_0 80h PCISTS PCICMD 04h MC_COR_ECC _CNT_1 84h CCR RID 08h MC_COR_ECC _CNT_2 88h HDR 0Ch MC _[...]

  • Page 24

    Register Description 24 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-13. D evice 3, Function 4: Integrated Me mory Controller Test Registers DID VID 00h MC _TEST_PH_PIS 80h PCISTS PCICMD 04h 84h CCR RID 08h 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h 98h 1Ch 9Ch 20h A0h 24h A4h 28h MC_TEST_PA T_GCTR A8h SID SVID 2Ch ACh 30h MC_TEST_P A[...]

  • Page 25

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 25 Register Description Table 2-14. Device 4, Fun ction 0: Inte g rated Memory Controller Channel 0 Control Registers DID VID 00h MC_CHANNEL_0_RANK_TIMING_A 80h PCISTS PCICMD 04h MC_CHANNEL_0_RANK_TIMING_B 84h CCR RID 08h MC_CHANNEL_0_BANK_TIMING 88h HDR 0Ch MC_CHANNEL_0_REFRESH_TIMING 8Ch 1[...]

  • Page 26

    Register Description 26 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-15. D evice 4, Function 1: Inte grated Memory Cont roller Channel 0 Address Registers DID VID 00h MC_SAG_CH0_0 80h PCISTS PCICMD 04h MC_SAG_CH0_1 84h CCR RID 08h MC_SAG_CH0_2 88h HDR 0Ch MC_SAG_CH0_3 8Ch 10h MC_SAG_CH0_4 90h 14h MC_SAG_CH0_5 94h 18h MC_SAG_CH0[...]

  • Page 27

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 27 Register Description Table 2-16. Device 4, Fun ction 2: Inte g rated Memory Controller Channel 0 Rank Registers DID VID 00h MC_RIR_WA Y_CH0_0 80h PCISTS PCICMD 04h MC_RIR_WA Y_CH0_1 84h CCR RID 08h MC_RIR_WA Y_CH0_2 88h HDR 0Ch MC_RIR_WAY _CH0_3 8Ch 10h MC_RIR_WA Y_CH0_4 90h 14h MC_RIR_WA[...]

  • Page 28

    Register Description 28 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-17. D evice 4, Function 3: Inte grated Memory Cont roller Channel 0 Thermal Control Re gisters DID VID 00h MC_COOLING_COEF0 80h PCISTS PCICMD 04h MC_CLOSED_LOOP0 84h CCR RID 08h MC_THROT TLE_OFFSET0 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h MC_ RANK_VIRTUAL_TEMP0 98[...]

  • Page 29

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 29 Register Description Table 2-18. Device 5, Fun ction 0: Inte g rated Memory Controller Channel 1 Control Registers DID VID 00h MC_CHANNEL_1_RANK_TIMING_A 80h PCISTS PCICMD 04h MC_CHANNEL_1_RANK_TIMING_B 84h CCR RID 08h MC_CHANNEL_1_BANK_TIMING 88h HDR 0Ch MC_CHANNEL_1_REFRESH_TIMING 8Ch 1[...]

  • Page 30

    Register Description 30 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-19. D evice 5, Function 1: Inte grated Memory Cont roller Channel 1 Address Registers DID VID 00h MC_SAG_CH1_0 80h PCISTS PCICMD 04h MC_SAG_CH1_1 84h CCR RID 08h MC_SAG_CH1_2 88h HDR 0Ch MC_SAG_CH1_3 8Ch 10h MC_SAG_CH1_4 90h 14h MC_SAG_CH1_5 94h 18h MC_SAG_CH1[...]

  • Page 31

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 31 Register Description Table 2-20. Device 5, Fun ction 2: Inte g rated Memory Controller Channel 1 Rank Registers DID VID 00h MC_RIR_WA Y_CH1_0 80h PCISTS PCICMD 04h MC_RIR_WA Y_CH1_1 84h CCR RID 08h MC_RIR_WA Y_CH1_2 88h HDR 0Ch MC_RIR_WAY _CH1_3 8Ch 10h MC_RIR_WA Y_CH1_4 90h 14h MC_RIR_WA[...]

  • Page 32

    Register Description 32 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-21. D evice 5, Function 3: Inte grated Memory Cont roller Channel 1 Thermal Control Re gisters DID VID 00h MC_COOLING_COEF1 80h PCISTS PCICMD 04h MC_CLOSED_LOOP1 84h CCR RID 08h MC_THROT TLE_OFFSET1 88h HDR 0Ch 8Ch 10h 90h 14h 94h 18h MC_ RANK_VIRTUAL_TEMP1 98[...]

  • Page 33

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 33 Register Description Table 2-22. Device 6, Fun ction 0: Inte g rated Memory Controller Channel 2 Control Registers DID VID 00h MC_CHANNEL_2_RANK_TIMING_A 80h PCISTS PCICMD 04h MC_CHANNEL_2_RANK_TIMING_B 84h CCR RID 08h MC_CHANNEL_2_BANK_TIMING 88h HDR 0Ch MC_CHANNEL_2_REFRESH_TIMING 8Ch 1[...]

  • Page 34

    Register Description 34 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 Table 2-23. D evice 6, Function 1: Inte grated Memory Cont roller Channel 2 Address Registers DID VID 00h MC_SAG_CH2_0 80h PCISTS PCICMD 04h MC_SAG_CH2_1 84h CCR RID 08h MC_SAG_CH2_2 88h HDR 0Ch MC_SAG_CH2_3 8Ch 10h MC_SAG_CH2_4 90h 14h MC_SAG_CH2_5 94h 18h MC_SAG_CH2[...]

  • Page 35

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 35 Register Description Table 2-24. Device 6, Fun ction 2: Inte g rated Memory Controller Channel 2 Rank Registers DID VID 00h MC_RIR_WA Y_CH2_0 80h PCISTS PCICMD 04h MC_RIR_WA Y_CH2_1 84h CCR RID 08h MC_RIR_WA Y_CH2_2 88h HDR 0Ch MC_RIR_WAY _CH2_3 8Ch 10h MC_RIR_WA Y_CH2_4 90h 14h MC_RIR_WA[...]

  • Page 36

    Register Description 36 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.5 PCI Standard Registers These registers appear in every function for every device. Table 2-25. D evice 6, Function 3: Inte grated Memory Cont roller Channel 2 Thermal Control Re gisters DID VID 00h MC_COOLING_COEF2 80h PCISTS PCICMD 04h MC_CLOSED_LOOP2 84h CCR RID [...]

  • Page 37

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 37 Register Description 2.5.1 DID - Device Identification R egister This 16-bit register combined with the V e ndor Identification register uniquely identifies the Function within the processor . W r ites to this register have no effect. See Ta b l e 2 - 1 for the DID of each processor funct[...]

  • Page 38

    Register Description 38 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 defined and is implementation dependent. Th is does not result in all of the power savings of a reduced number of core product, but does save more power than even the deepest sleep state . . 2.6.2 MIRROR_PORT_CTL Mirror Port control register . . Device: 0 Function: 0 [...]

  • Page 39

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 39 Register Description 2.7 SAD - System Address Decoder Registers 2.7.1 SAD_M CSEG_BASE Global register for MCSEG address space. These are designed to look just like the cores SMRR type registers. 2.7.2 SAD_M CSEG_MAS K Global register for MCSEG address space. These are designed to look jus[...]

  • Page 40

    Register Description 40 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.7.4 SAD_MESEG_MASK Register for ME stolen r ange address space. Th ey are designed t o look just like the core SMRR type registers. 2.8 Intel QPI Link Registers 2.8.1 QPI_DEF_RMT_VN_CREDITS_L0 QPI_DEF_RMT_VN_CREDITS_L1 This is the control register that houses the de[...]

  • Page 41

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 41 Register Description 2.8.2 QPI_RMT_QPILP1_STAT_L0 QPI_RMT_QPILP1_STAT_L1 R emote’ s Intel QPI Parameter 1 V alue register . 2.8.3 MIP_PH_CTR_L0 MIP_PH_CTR_L1 Mirror P ort Physical Layer Control R egister . 9:8 RW 1 NCB . NCB Channel VN0 Credits. 7:6 RW 1 DRS . DRS Channel VN 0 Credits. [...]

  • Page 42

    Register Description 42 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.8.4 MIP_PH_PRT_L0 MIP_PH_PRT_L1 Mirror Port periodic retraining timing register . 2.9 Integrated Memory Controller Control Registers The registers in this section apply only to processors supporting registered DIMMs Device: 2 Function: 2,3 Offset: 6Ch Access as a Dw[...]

  • Page 43

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 43 Register Description 2.9.1 MC_SMI_DIMM_ERROR_STATUS SMI DIMM error threshold overflow status register . This bit is set when the per-DIMM error counter exceeds the specified threshold. The bit is reset by BIOS. 2.9.2 MC_SMI__CNTRL System Management Interrupt control register . Device: 3 F[...]

  • Page 44

    Register Description 44 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.9.3 MC_MAX_DOD Defines the MAX number of DIMMS, RANK S, BANKS, ROWS , COLS among all DIMMS populating the three channels. The Memory Init logic uses this register to cycle through all the memory addresses writing all 0's to initialize all locations. This regist[...]

  • Page 45

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 45 Register Description 2.9.4 MC_RD_CRDT_INIT These registers contain the initial read cred its available for issuing memory reads. T AD read credit counters are loaded with the corre sponding values at reset and anytime this register is written. BIOS must initialize this regi ster with appr[...]

  • Page 46

    Register Description 46 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.9.5 MC_SCRUBADDR_HI This register pair contains part of the address of the last patrol scrub request issued. When running memtest, the failing address is logged in this register on memtest errors. Software can write the next address into th is register . Scrubbing m[...]

  • Page 47

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 47 Register Description 2.10.3 MC_SSRSTATUS Provides the status of the operation specified in MC_SSRCONTROL.S S R_Mode. 2.11 Integrated Memory Controller Channel Control Registers 2.11.1 MC_CHANNEL_0_REFRE SH_THROTTLE_SUPPORT MC_CHANNEL_1_REFRESH _THROTTLE_SUPPORT MC_CHANNEL_2_REFRESH _THROT[...]

  • Page 48

    Register Description 48 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.11.2 MC_CHANNEL_0_RANK_TIMING_A MC_CHANNEL_1_RANK_TIMING_A MC_CHANNEL_2_RANK_TIMING_A This register contains par ameters that spec ify the rank timing used. All par ameters are in DCLK. Device: 4, 5, 6 Function: 0 Offset: 68h Access as a Dword Bit Type Reset Value D[...]

  • Page 49

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 49 Register Description 22:19 RW 0 tsrWrTRd. Minimum delay between a write followed by a read to the same ran k . 0000: 10 0001: 11 0010: 12 0011: 13 0100: 14 0101: 15 0110: 16 0111: 17 1000: 18 1001: 19 1010: 20 1011: 21 1100: 22 1101: 23 1110: 24 1111: 25 18:15 RW 0 tddRdTWr. Minimum delay[...]

  • Page 50

    Register Description 50 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.11.3 MC_CHANNEL_0_REFRESH_TIMING MC_CHANNEL_1_REFRESH_TIMING MC_CHANNEL_2_REFRESH_TIMING This register contains parameters that specify th e refresh timings. Units are in DCLK. 10:7 RW 0 tsrRdTW r. Minimum delay between R ead followe d by a write to the same r ank. [...]

  • Page 51

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 51 Register Description 2.11.4 MC_CHANNEL_0_CKE_TIMING MC_CHANNEL_1_CKE_TIMING MC_CHANNEL_2_CKE_TIMING This register contains parameters that spec ify the CKE timings. All units are in DCLK. 2.11.5 MC_CHANNEL_0_CKE_TIMING_B MC_CHANNEL_1_CKE_TIMING_B MC_CHANNEL_2_CKE_TIMING_B This register co[...]

  • Page 52

    Register Description 52 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.11.6 MC_CHANNEL_0_ SCHEDULER_PARAMS MC_CHANNEL_1_SCHEDULE R_PARAMS MC_CHANNEL_2_SCHEDULE R_PARAMS These are the par ameters used to control parameters within the scheduler . 2.11.7 MC_CHANNEL_0_ PAGETABLE_PAR AMS2 MC_CHANNEL_1_PAGETABLE_PARAMS2 MC_CHANNEL_2_PAGETABL[...]

  • Page 53

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 53 Register Description 2.12 Memory Thermal Control 2.12.1 MC_THERMAL_STATUS0 MC_THERMAL_STATUS1 MC_THERMAL_STATUS2 Status registers for the thermal throttling logic for each channel. 2.12.2 MC_DDR_THERM0_COMMAND0 MC_DDR_THERM0_COMMAND1 MC_DDR_THERM0_COMMAND2 This register contains the comma[...]

  • Page 54

    Register Description 54 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 2.12.3 MC_DDR_THERM1_COMMAND0 MC_DDR_THERM1_COMMAND1 MC_DDR_THERM1_COMMAND2 This register contains the command portion of the DDR_THERM2# pin functionality (i.e. what an assertion of the pin does). 2.12.4 MC_DDR_THERM0_STATUS0 MC_DDR_THERM0_STATUS1 MC_DDR_THERM0_STATU[...]

  • Page 55

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 55 Register Description 2.12.5 MC_DDR_THERM1_STATUS0 MC_DDR_THERM1_STATUS1 MC_DDR_THERM1_STATUS2 This register contains the status portion of the DDR_THERM2# pin functionality (that is, what is happening or has happened with respect to the pin). § Device: 4, 5, 6 Function: 3 Offset: A8h Acc[...]

  • Page 56

    Register Description 56 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2[...]

  • Page 57

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 57 Functional Description 3 Functional Description This chapter describes the functional diff erences between the Intel X eon processor 5500 series and Intel Xeon processor 5600 series. F or more information on the Intel X eon processor 5500 series features and functionality , refer to the I[...]

  • Page 58

    Functional Description 58 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 3.2 Supported RDIMM Memory Configurations 3.2.1 RDIMM 1.5 V Configurations Notes: 1. The Intel X eon processor 5600 series supports all Intel Xeo n processor 5500 series memory confi gurations. 2. Any combination of x4 and x8 RDIMMs, with 1Gb, 2Gb, or 4Gb DRAM densi[...]

  • Page 59

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 59 Functional Description 3.2.2 RDIMM 1.35 V Configurations Notes: 1. The Intel Xe on processor 5600 series supports all timings defined by the JEDEC standard. 2. All channels in a system will ru n at the fastest common frequency. 3. Mixing of registered and un buffered DIMMs is not suppor t[...]

  • Page 60

    Functional Description 60 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 1. The Intel Xeon pro cessor 5600 series supports all Intel X eon processor 5500 series POR memory configurations. 2. Any combination of x8 and x16 UDIMMs, wi th 1Gb or 2Gb DRA M density, is supported. 3. Populate DIMMs starting with slot 0, furthest from the CPU. 4[...]

  • Page 61

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 61 Functional Description 3.3.2 UDIMM 1.35V Configurations Notes: 1. The Intel Xe on processor 5600 series supports all timings defined by the JEDEC standard. 2. All channels in a system will ru n at the fastest common frequency. 3. Mixing of registered and un buffered DIMMs is not suppor te[...]

  • Page 62

    Functional Description 62 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 3.5 Memory Error Signaling 3.5.1 Enabling SMI/NMI for Memory Corrected Errors The MC_SMI_CNTRL registe r has enables for SMI and NMI interrupts. Only one should be set. Whichever type of interrupt is enabled will be triggered if: • a DIMM error counter exceeds the[...]

  • Page 63

    Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2 63 Functional Description 3.7 2X Refresh The Intel X eon processor 5600 series supports 2X refresh via two mechanisms. The traditional softw are-based mechanism (via MC_CLOSED_LOOP register) supported on Intel Xeon processor 5500 series, and a new hardware-based me chanism (via DDR_THERM2# p[...]

  • Page 64

    Functional Description 64 Intel ® Xeon ® Processor 5600 Series Datasheet Volume 2[...]