English dropdown-ico

Cypress CY7C1992BV18 manual

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

Go to page of

Similar user manuals

A good user manual

The rules should oblige the seller to give the purchaser an operating instrucion of Cypress CY7C1992BV18, along with an item. The lack of an instruction or false information given to customer shall constitute grounds to apply for a complaint because of nonconformity of goods with the contract. In accordance with the law, a customer can receive an instruction in non-paper form; lately graphic and electronic forms of the manuals, as well as instructional videos have been majorly used. A necessary precondition for this is the unmistakable, legible character of an instruction.

What is an instruction?

The term originates from the Latin word „instructio”, which means organizing. Therefore, in an instruction of Cypress CY7C1992BV18 one could find a process description. An instruction's purpose is to teach, to ease the start-up and an item's use or performance of certain activities. An instruction is a compilation of information about an item/a service, it is a clue.

Unfortunately, only a few customers devote their time to read an instruction of Cypress CY7C1992BV18. A good user manual introduces us to a number of additional functionalities of the purchased item, and also helps us to avoid the formation of most of the defects.

What should a perfect user manual contain?

First and foremost, an user manual of Cypress CY7C1992BV18 should contain:
- informations concerning technical data of Cypress CY7C1992BV18
- name of the manufacturer and a year of construction of the Cypress CY7C1992BV18 item
- rules of operation, control and maintenance of the Cypress CY7C1992BV18 item
- safety signs and mark certificates which confirm compatibility with appropriate standards

Why don't we read the manuals?

Usually it results from the lack of time and certainty about functionalities of purchased items. Unfortunately, networking and start-up of Cypress CY7C1992BV18 alone are not enough. An instruction contains a number of clues concerning respective functionalities, safety rules, maintenance methods (what means should be used), eventual defects of Cypress CY7C1992BV18, and methods of problem resolution. Eventually, when one still can't find the answer to his problems, he will be directed to the Cypress service. Lately animated manuals and instructional videos are quite popular among customers. These kinds of user manuals are effective; they assure that a customer will familiarize himself with the whole material, and won't skip complicated, technical information of Cypress CY7C1992BV18.

Why one should read the manuals?

It is mostly in the manuals where we will find the details concerning construction and possibility of the Cypress CY7C1992BV18 item, and its use of respective accessory, as well as information concerning all the functions and facilities.

After a successful purchase of an item one should find a moment and get to know with every part of an instruction. Currently the manuals are carefully prearranged and translated, so they could be fully understood by its users. The manuals will serve as an informational aid.

Table of contents for the manual

  • Page 1

    18-Mbit DDR-II SIO SRAM 2-W ord Burst Architecture CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document #: 38-05623 Rev . *D Revised June 2, 2008 Features ■ 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 300 MHz clock for hi[...]

  • Page 2

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 2 of 31 Logic Block Diagram (CY7C1392BV18) Logic Block Diagram (CY7C1992BV18) 1M x 8 Array CLK A (19:0) Gen. K K Control Logic Address Register D [7:0] Read Add. Decode Read Data Reg. LD Q [7:0] Reg. Reg. Reg. 8 8 16 8 NWS [1:0] V REF Write Add. Decode Wri te D[...]

  • Page 3

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 3 of 31 Logic Block Diagram (CY7C1393BV18) Logic Block Diagram (CY7C1394BV18) 512K x 18 Array CLK A (18:0) Gen. K K Control Logic Address Register D [17:0] Read Add. Decode Read Data Reg. LD Q [17:0] Reg. Reg. Reg. 18 36 18 BWS [1:0] V REF Write Add. Decode Wri[...]

  • Page 4

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 4 of 31 Pin Configuration The pin configuration for CY7C1392BV18, CY7C1992 BV18, CY7C1393BV18, and CY7 C1394BV18 follows. [1] 165-Ball FBGA (13 x 15 x 1 .4 mm) Pinout CY7C1392BV18 (2M x 8) 123456789 10 11 A CQ NC/72M A R/W NWS 1 K NC/144M LD A NC/36M CQ B NC NC[...]

  • Page 5

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 5 of 31 CY7C1393BV18 (1M x 18) 123456789 10 11 A CQ NC/144M NC/36M R/W BWS 1 K NC/28 8M LD A NC/72M CQ B NC Q9 D9 A NC K BWS 0 AN C N C Q 8 C NC NC D10 V SS AAA V SS NC Q7 D8 D NC D1 1 Q1 0 V SS V SS V SS V SS V SS NC NC D7 E NC NC Q1 1 V DDQ V SS V SS V SS V D[...]

  • Page 6

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 6 of 31 Pin Definitions Pin Name IO Pin Descripti on D [x:0] Input- Synchronous Data Input Signals. Sampled on the rising edge of K and K clocks during val id write opera tions. CY7C1392BV18 - D [7:0] CY7C1992BV18 - D [8:0] CY7C1393BV18 - D [17:0] CY7C1394BV18 [...]

  • Page 7

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 7 of 31 CQ Echo Clock CQ is Referenced with Respect to C . This is a free-running clock and is synchronized to th e input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with respect to K. The timi ngs for the echo clocks is s[...]

  • Page 8

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 8 of 31 Functional Overview The CY7C1392BV18, CY7C1992BV18, CY7C1393 BV18, and CY7C1394BV18 are synchronous pipelined Burst SRAMs equipped with a DDR-II Separate IO interface . Accesses are initiated on the ri sing edge of the positive input clock (K). All sync[...]

  • Page 9

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 9 of 31 DLL These chips use a Delay Lock Loop (DLL) that is design ed to function between 120 MHz a nd the specified maximum clock frequency . During power up, when the DOF F is tied HIGH, the DLL is locked after 1024 cycles of st able clock. The DLL can also b[...]

  • Page 10

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 10 of 31 T ruth T able The truth table for CY7C1392BV18, CY7C1992BV 18, CY7C1393BV18, and CY7C1394BV18 follo ws. [2, 3, 4, 5, 6, 7] Operation K LD R/W DQ DQ Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges. L-H L L[...]

  • Page 11

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 1 1 of 31 Write Cycle Descriptions The write cycle description tabl e for CY7C1992BV18 follows. [2, 8] BWS 0 K K L L–H – During the data portion of a write sequence, the single b yte (D [8:0] ) is written into the device. L – L –H During the data portio[...]

  • Page 12

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 12 of 31 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan T est Access Port (T AP) in the FBGA p ackage. This part is fully comp liant with IEEE S tandard #1 149.1-2001. The T AP operates usin g JEDEC standard 1.8V IO log[...]

  • Page 13

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 13 of 31 IDCODE The IDCODE instruction loads a vendor-specific, 32-bi t code into the instruction re gister . It also place s the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the T AP controller enters the Shift[...]

  • Page 14

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 14 of 31 T AP Controller St ate Diagram The state diagram for the T AP controller follows. [9] TEST -LOGIC RESET TEST -LOGIC/ IDLE SELECT DR-SCAN CAPTURE-DR SHIFT -DR EXIT1-DR P AUSE-DR EXIT2-DR UPDA TE-DR 1 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 1 0 0 0 1 0 1 1 0 1 0[...]

  • Page 15

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 15 of 31 T AP Controller Block Diagram T AP Electrical Characteristics Over the Operating Range [10, 1 1, 12] Parameter Description T est Conditions Min Max Unit V OH1 Output HIGH V oltage I OH = − 2.0 mA 1.4 V V OH2 Output HIGH V oltage I OH = − 100 μ A1 [...]

  • Page 16

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 16 of 31 T AP AC Switching Characteristics Over the Operating Range [13, 14] Parameter Description Min Max Unit t TCYC TCK Clock Cycle Time 50 ns t TF TCK Clock Frequency 20 MHz t TH TCK Clock HIGH 20 ns t TL TCK Clock LOW 20 ns Setup Times t TMSS TMS Setup to [...]

  • Page 17

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 17 of 31 Identification R egi ster Definitions Instruction Field Va l u e Description CY7C1392BV18 CY7C1992BV18 CY7 C1393BV18 CY7C1394BV18 Revision Numb er (31:29) 000 000 000 000 V ersion number . Cypress Device ID (28:12) 1 10 10100010000101 1 1010100010001 1[...]

  • Page 18

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 18 of 31 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bum p ID 0 6R 27 1 1H 54 7B 81 3G 1 6P 28 10G 55 6B 82 2G 26 N 2 9 9 G 5 6 6 A 8 3 1 J 3 7P 30 1 1F 57 5B 84 2J 4 7N 31 1 1G 58 5A 85 3K 57 R 3 2 9 F 5 9 4 A 8 6 3 J 6 8R 33 10F 60 5C [...]

  • Page 19

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 19 of 31 Power Up Sequence in DDR-II SRAM DDR-II SRAMs must be power ed up and initialized in a predefined manner to prevent unde fined operations. Power Up Sequence ■ Apply power and drive DO FF either HIGH or LOW (all other inputs can be HIGH or LOW). ❐ A[...]

  • Page 20

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 20 of 31 Maximum Ratings Exceeding maximum ratin gs may impair the useful life o f the device. These user guidelines are not teste d. S torage T emperature ........................ ......... –65°C to +150°C Ambient T empe r at ur e with Power Appl i ed. . ?[...]

  • Page 21

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 21 of 31 I DD [19] V DD Operating Supply V DD = Max, I OUT = 0 mA, f = f MAX = 1/t CYC 200 MHz (x8) 575 mA (x9) 575 (x18) 600 (x36) 630 167 MHz (x8) 485 mA (x9) 490 (x18) 500 (x36) 540 I SB1 Automatic Power Down Current Max V DD , Both Ports Deselected, V IN ?[...]

  • Page 22

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 22 of 31 Cap acit ance T ested initially and after any design or process change that may affect these parameters. Parameter Description T est Condition s Max Unit C IN Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 1.8V , V DDQ = 1.5V 5 pF C CLK Clock Input[...]

  • Page 23

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 23 of 31 Switching Characteristics Over the Operating Range [20, 21] Cypress Parameter Consor tium Parameter Description 300 MHz 278 MHz 250 MHz 20 0 MHz 167 MHz Unit Min Max Min Max Min Max Min Max Min Max t POWER V DD (T ypical) to the First Access [22] 11111[...]

  • Page 24

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 24 of 31 Output T imes t CO t CHQV C/C Clock Rise (or K/K in single clock mode) to Data V alid – 0.45 – 0.45 – 0.45 – 0.45 – 0.50 ns t DOH t CHQX Data Output Hold af ter Output C/C Clock Rise (Active to Active) –0.45 – – 0.45 – –0.45 – –[...]

  • Page 25

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 25 of 31 Switching W aveforms Figure 5. Read/Write/Deselect Sequence [2 6, 27, 28 ] K 123 4 5 6 7 8 K LD R/W A Q D C C# READ (burst of 2) READ (burst of 2) READ (burst of 2) WRITE (burst of 2) WRITE (burst of 2) t KHCH t KHCH NOP NOP CQ CQ# t KH t KHKH t CO t K[...]

  • Page 26

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 26 of 31 Ordering Information Not all of the speed, package, and temper ature ranges are available. Please cont act your local sale s representative or visit www .cypress.com for actual products offered. Spee d (MHz) Ordering Code Package Diagram Package T ype [...]

  • Page 27

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 27 of 31 250 CY7C1392BV18-250BZC 51-85180 165-Ball F ine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Commercial CY7C1992BV18-250BZC CY7C1393BV18-250BZC CY7C1394BV18-250BZC CY7C1392BV18-250BZXC 51-85180 165-Ball Fine Pi tch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Fre[...]

  • Page 28

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 28 of 31 167 CY7C1392BV18-167BZC 51-85180 165-Ball F ine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Commercial CY7C1992BV18-167BZC CY7C1393BV18-167BZC CY7C1394BV18-167BZC CY7C1392BV18-167BZXC 51-85180 165-Ball Fine Pi tch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Fre[...]

  • Page 29

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 29 of 31 Package Diagram Figure 6. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180 A 1 PIN 1 CORNER 15.00±0.10 13.00±0.10 7.00 1.00 Ø0.50 (165X) Ø 0 . 2 5MCAB Ø0.05 M C B A 0.15(4X) 0.35±0.06 SEATING PLANE 0.53±0.05 0.25 C 0.15 C PIN 1 CORNER TOP VIEW BOTTOM [...]

  • Page 30

    CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY7C1394BV18 Document #: 38-05623 Rev . *D Page 30 of 31 Document History Page Document Title: CY7C1392BV18/CY7C1992BV18/CY7C13 93BV18/C Y7C139 4BV18 , 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Document Number: 38-05623 Rev . ECN No. Submission Date Orig, of Change Description of Change ** 252474 See[...]

  • Page 31

    Document #: 38-05623 Rev . *D Revised June 2, 2008 Page 31 of 31 QDR RAMs an d Quad Data Rate RAMs comp rise a new family of product s developed by Cypress, I DT , NEC, Rene sas, and Samsung . All pr od uct and comp any names ment ioned in th is document are the tr ad emarks of their respe ctive hold ers. CY7C1392BV18, CY7C1992BV18 CY7C1393BV18, CY[...]